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Abstract Thおpaperproposesωapplyfuz勾rinferenceωautomate吐1e宜oorplanningdesign which decides 
a macroscopic plaament of theωp layer ofLSI physical implementation. (l)Positioning ofmajor blocks ωbe 
inferred by fuzzy inferenωbased on the knowledge and experienωof experts. (2) Genetic algorithms are 
employed ωoptimize the placement of such blocks that紅enot suitable for fuz勾 inferencebecause仕1efitness 
value is lower than certain level，ωavoid the mess of fuzzy rules. (3)The result of fuzzy inference will be 
embedded inωtheini位alpopulation of genetic algorithms so asωrealize simpler∞st function and faster 
computation time than the ∞nventional genetic algorithms which employ the initial population generated by 
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1つの配置案を 1個体とし、 X，Y， Rの3種類の染色体
(Chromosome)を考える。 X，Yは各ブロックの中心座標仇，


































































































50 150 世代数 100 
図9 ブロック間配線長の対世代変化 (実験 1)
世代数
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図11 ブロックの重なりの対世代変化民験1)
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